

A Comparative Study of Approximate Adders and Multipliers

Honglan Jiang*, Cong Liu*, Naman Maheshwari[#], Fabrizio Lombardi [§] and Jie Han*

* Department of Electrical and Computer Engineering University of Alberta, Edmonton, AB, Canada, # Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani, Rajasthan, India and [§] Department of Electrical and Computer Engineering, Northeastern University, Boston, USA.

Outline

- Motivation and Introduction
- **Review and Classification of Approximate Adders**
- **Comparison of the Approximate Adders**
 - Error Characteristics
 - □ Circuit Characteristics
- □ Review and Classification of Approximate Multipliers

Comparison of the Approximate Multipliers

- Error Characteristics
- □ Circuit Characteristics

□ Conclusion



Motivation

- □ The physical dimensions of CMOS devices have been scaling and approaching a few nanometers.
 - Improving circuit performance of digital circuits becomes increasingly difficult.
 - Energy-efficiency is of paramount concern in digital system design.
- Computing becomes increasingly heavy with multimedia processing (audio, video, graphics, and image), recognition, search, machine learning and data mining.
- A common characteristic: a perfect result is not necessary and an approximate or less-than-optimal result is sufficient
 - Human perception is not sensitive to high frequency changes.
 - Natural noise floor due to quantization noise.





Error-Resilient Paradigms

□ How can we exploit a system's ability for imprecisiontolerance and energy reduction?

□ Approximate Computing

• Does not involve assumptions on the stochastic nature of any underlying processes implementing the system. Utilizes statistical properties of data and algorithms to trade quality for energy reduction.

□ Stochastic Computing

• Real numbers are represented by random binary bit streams that are usually implemented in series (or parallel) and in time (or space). Information is carried on the statistics of the binary streams.

Probabilistic Computing

• Exploits intrinsic probabilistic behavior of the underlying circuit fabric, most explicitly, of the stochastic behavior of a binary switch under the influence of thermal noise.

J. Han and M. Orshansky. Approximate Computing: An Emerging Paradigm For Energy-Efficient Design. In ETS, pages 1-6, Avignon, France, 2013.



Approximately Designed Adders and Multipliers 4

- □ Effort in approximate computing covers a broad spectrum of research, ranging from those addressing issues at circuit and system levels, up to those at software and application levels,
- □ We focus on approximate hardware design and, in particular, approximate arithmetic circuits of adders and multipliers, or approximately designed adders and multipliers.



Ripple-Carry Adder (RCA)



The *n*-bit ripple-carry adder.

 $s_i = a_i \bigoplus b_i \bigoplus c_i$ $c_{i+1} = a_i b_i + a_i c_i + b_i c_i$



The schematic of a full adder (FA).

Critical path: O(n) Circuit area: O(n)



Carry Lookahead Adder (CLA)



An *n*-bit carry lookahead adder.





Critical path: $O(\log(n))$ Circuit area: $O(n\log(n))$



Approximate Adders: A Classification

We classify the approximate adders into four categories:

□ Speculative Adders

- For a 128-bit adder, the probability that the carry propagation chain is longer than 12 and 18 are 1% and 0.01%, respectively.*
- Therefore, k bits are used to speculate the carry for each sum bit (k < n).

Segmented Adders

- An *n*-bit adder is divided into a number of smaller *k*-bit sub-adders.
- The carry may be generated by using different methods.

Carry-Select Adders

• Multiple sub-circuits are used to compute the sum for different carry values, and the result is selected by the carry of a sub-circuit.

Approximate Full Adders

*A. K. Verma, P. Brisk, and P. Ienne. Variable latency speculative addition: A new paradigm for arithmetic circuit design. In DATE, pages 1250 - 1255, 2008.



Speculative Adders

The almost correct adder (ACA):



Critical path: $O(\log(k))$ Circuit area: $O((n-k)k\log(k))$

A. K. Verma, P. Brisk, and P. Ienne. Variable latency speculative addition: A new paradigm for arithmetic circuit design. In DATE, pages 1250 - 1255, 2008.



Segmented Adders (1)

The equal segmentation adder (ESA):



The *n*-bit equal segmentation adder (ESA) $(l \le k)$.

Critical path: $O(\log(k))$

Circuit area: O(nlog(k))

D. Mohapatra, V. Chippa, A. Raghunathan, and K. Roy. Design of voltage-scalable meta-functions for approximate computing. In DATE, pages 1-6, 2011.



Segmented Adders (2)

The error-tolerant adder type II (ETAII):



The *n*-bit error-tolerant adder type II (ETAII).

Critical path: $O(\log(k))$

Circuit area: $O(n\log(k))$

N. Zhu, W. L. Goh, and K. S. Yeo. An enhanced low-power high-speed adder for error-tolerant application. In ISIC 2009, pages 69-72, 2009.



Carry Select Adders

The speculative carry selection adder (SCSA):



The *n*-bit speculative carry selection adder (SCSA).

Critical path: $t_{adder} + t_{mux}$ t_{adder} : $O(\log(k))$ t_{mux} : delay of the multiplexer

Circuit area: $A_{adder} + A_{mux}$ A_{adder} : O(nlog(k))

A_{mux}: circuit area of the multiplexer

K. Du, P. Varman, and K. Mohanram. High performance reliable variable latency carry select addition. In DATE, pages 1257-1262, 2012.



A general schematic:



The *n*-bit approximate adder using approximate full adders

Critical path: $t_{approximate_adder} + t_{accurate_adder}$

Circuit area: $A_{approximate \ adder} + A_{accurate \ adder}$



Approximate Mirror Adders (AMAs)



The conventional mirror adder (MA).



The mirror adder approximation 1 (AMA1).



Α	B	C _{in}	Sum'	C _{out1}
0	0	0	0	0
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy. Low-power digital signal processing using approximate adders. IEEE Trans. CAD, 32(1):124-137, 2013.



Lower-part OR Adders (LOAs)



The *n*-bit lower-part-OR adder (LOA).

Critical path:	Circuit area:
$O(\log(n-l))$	$A_{adder} + (l \times A_{OR})$
A_{adder} : $O((n-l)log(n-l))$	A_{OR} : circuit area of the OR gate.

H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas. Bio-Inspired Imprecise computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications. IEEE Trans. Circuits Syst., 57(4):850-862, 2010.



A Brief Summary

Analysis of delay and circuit complexity of approximate adders.

Adder Type		Adder Name	Delay	Circuit Area
Conventional Adders		RCA	O(n)	O(n)
		CLA	O(log(n))	O(nlog(n))
Approxim- ate Adders	Speculative Adders	ACA [3]	$O(\log(k))$	$O((n-k)k\log(k))$
		ESA [6]	0 (log(k))	0 (n log(k))
	Segmented Adders	ETAII [4]	$O(\log(k))$	$O(n\log(k))$
		ACAA [5]	$O(\log(k))$	$O((n-k)\log(k))$
	Carry Select Adders	SCSA [7]	$t_{adder} + t_{mux}$	$A_{adder} + A_{mux}$
		CSA [8]	$O(\log(k))$	$A_{adder} + A_{carry}$
		CSPA [10]	$t_{adder} + t_{mux}$	$A_{adder} + A_{mux} + A_{carry}$
		CCA [11]	$t_{adder} + t_{mux}$	$A_{adder} + A_{mux}$
		GCSA [12]	$O(\log(k))$	$O(n\log(k))$
	Approximate Full Adders	LOA [13]	$O(\log(n-l))$	$A_{loa} + (l \times A_{OR})$

 t_{adder} : $O(\log(k))$ A_{adder} : $O(n\log(k))$ A_{loa} : $O((n-l)\log(n-l))$

 A_{carry} : circuit are of the carry prediction circuit

- ESA has the smallest delay and circuit area.
- ETAII, ACAA and SCSA have the same accuracy; ETAII is the most efficient design among them.



Error Metrics

- □ Error rate (ER) is the probability of producing an incorrect result.
- □ Error distance (ED) is the arithmetic distance between an approximate result and the accurate result.

If *M*' and *M* are the approximate and accurate results, ED = |M' - M|.

□ **Relative error distance (RED)** is used to evaluate the relative difference between an approximate result and the accurate result.

For *M*' and *M*, $RED = \frac{ED}{M}$.





Error Metrics (cont'd)

- □ Mean error distance (MED) considers the average error distance for multiple inputs.
 - □ The MED increases exponentially with the number of approximate bits in an adder.
- □ Normalized mean error distance (NMED) is the normalization of MED by the maximum output value.
 - □ The NMED is a nearly invariant metric independent of the size of an adder
- □ Mean relative error distance (MRED) assesses the average relative error distance for multiple inputs.

J. Liang, J. Han, and F. Lombardi. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Computers, 62(9):1760-1771, 2013.



Simulation Results of Approximate Adders ¹⁸

- 16-bit adders are simulated for all approximate designs.
- Each adder's name is followed by the value of its parameter *k*.
 - k is the size of the sub-adder for ACA, ETAII, ESA, CSA, CSPA, CCA and GCSA.
 - *k* is the size of the less significant adder for LOA.
- **100,000,000** random input combinations are simulated by MATLAB.



The MRED and NMED of approximate adders, sorted by MRED.

- The NMED and MRED show the same trend.
- ETAII, SCSA and ACAA have the same error characteristics (ER, NMED and MRED) due to the same carry propagation chain for each sum bit.



Error Characteristics of Approximate Adders¹⁹



The MRED and ER of approximate adders, sorted by ER.

- LOA has a rather small MRED but very large ER.
- CSA-5 and CSA-4 is the most accurate.
- GCSA-5 and GCSA-4 are the second most accurate.
- The information used to predict each carry in ESA, CSPA and ACA is rather limited, so the **MRED** and **ER** of **ESA** are the largest, followed by CSPA and ACA, when the same value of k is considered.
- CCA, ETAII, SCSA and ACAA shows moderate MRED and ER.

H. Jiang, J. Han and F. Lombardi, A Comparative Review and Evaluation of Approximate Adders, in GLSVLSI'15, Pittsburgh, PA, USA, 2015.



Circuit Characteristics of Approximate Adders²⁰

- All adders and sub-adders in the approximate designs are implemented as CLA.
- Synthesized by Synopsys Design Compiler based on an STM 28-nm process with a supply voltage of 1.0V at a temperature of 25 °C.



The power and area of approximate adders, sorted by power.

- A circuit with larger area is likely to consume more power except for **CSA** with low power dissipation but large area.
- This is due to its short critical path and enhanced carry select scheme and thus, complex wiring.

Circuit Characteristics of Approximate Adders²¹



The power and delay of approximate adders, sorted by delay.

- Among ETAII, SCSA and ACAA (with the same accuracy), SCSA albeit being the fastest, incurs the largest power dissipation and area, and ACAA is the slowest because of its long critical path (2k). ETAII has a shorter delay than ACAA and consumes less power and requires a smaller area than SCSA.
- The accurate CLA has the longest delay, but not the highest power dissipation.
- LOA is very slow, but it is the most power and area efficient.
- Except for LOA and for the same k, ACA is the **fastest** and **power-wasting**, ESA is pretty **fast** and **power and area efficient**, ACAA is the **slowest**, and CCA is the **most power and area consuming** scheme.
- Both CSPA and GCSA have moderate power dissipations, but CSPA is faster and GCSA is more area efficient.



- For the adders with the same accuracy, **ETAII**, **SCSA** and **ACAA**, **ETAII** has the **lowest PDP** (except for ETAII-6), while **SCSA** has the **highest**.
- **CSA** shows the **best performance** with very small PDP, ER and MRED.
- ESA has a rather small PDP but a considerably large ER and MRED.
- ACA has very small PDP and slightly lower ER and MRED than ESA.
- CCA has the largest PDP and moderate ER and MRED.
- LOA shows small PDPs, and its MREDs are moderate but with the highest ER.

Conclusion on Approximate Adders

- □ In general, approximate speculative adders show moderate accuracy and relatively small PDPs.
- The approximate adders using approximate full adder in the LSBs are slow, but they are power efficient with high ERs (because of the approximate LSBs) and moderate NMED and MRED values because of the accurate MSBs).
- □ The error and circuit characteristics of the segmented and carry select adders vary with the predictions of carry signals.



Outline

- Motivation and Introduction
- **Review and Classification of Approximate Adders**
- **Comparison of the Approximate Adders**
 - **Error Characteristics**
 - Circuit Characteristics

□ Review and Classification of Approximate Multipliers

Comparison of the Approximate Multipliers

- Error Characteristics
- **Circuit** Characteristics

□ Conclusion



Multiplier: Wallace tree



The basic arithmetic operation of a 4 x 4 bit unsigned multiplier



Multiplier: Carry-Save Adder Array



The partial product accumulation structure for a 4 x 4 bit unsigned multiplier using a carry-save adder array



Approximate Multipliers: A Classification ²⁶

We classify the approximate multipliers into four categories:

□ Approximation in Generating Partial Products

□ Using simpler structure to generate partial products.

□ Approximation in the Partial Product Tree

- Omitting some partial products.
- Dividing partial products into several sections and applying approximation in the less significant sections.

Using Approximate Counters or Compressors in the Partial Product Tree

□ Approximating adders, counters or compressors

Approximate Booth Multipliers



Approximation in Generating Partial Products 27

The Underdesigned Multiplier (UDM):



A 4 x 4 bit multiplier built on 2 x 2 bit block.

P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in Proceedings of the 24th IEEE International Conference on VLSI Design, 2011, pp. 346–351.



Approximation in the Partial Product Tree (1)

The Broken-Array Multiplier (BAM):



Structure of the Broken-Array Multiplier.

H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications," IEEE Transactions on Circuits and Systems, vol. 57, no. 4, pp. 850–862, Apr. 2010.



Approximation in the Partial Product Tree (2)

The Error-Tolerant Multiplier (ETM):



Architecture of a 16 x 16 bit Error-Tolerant Multiplier.

K. Y. Kyaw, W. L. Goh, and K. S. Yeo, "Low-power high-speed multiplier for error-tolerant application," in Proceedings of the 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), 2010, pp. 1–4.



Approximation in the Partial Product Tree (3) 30

Approximate Wallace Tree Multiplier (AWTM):



Architecture of an Approximate Wallace Tree Multiplier.

K. Bhardwaj, P. S. Mane, and J. Henkel, "Power- and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems," in Proceedings of the 15th International Symposium on Quality Electronic Design. IEEE, Mar. 2014, pp. 263–269.

Approximate Counters or Compressors (1)

Inaccurate Counter based Multiplier (ICM):

K-Map for the inaccurate 4:2 counter for 4 x 4 bit Wallace multiplier

		X_1X_2			
	CS	00	01	11	10
X_3X_4	00	00	01	10	01
	01	01	10	11	10
	11	10	11	10	11
	10	01	10	11	10

Larger Multipliers are implemented by the inaccurate 4 x 4 bit multiplier.

C.-H. Lin and I.-C. Lin, "High accuracy approximate multiplier with error correction," in Proceedings of the 31st IEEE International Conference on Computer Design (ICCD 2013). pp. 33–38. Oct. 2013.



Approximate Counters or Compressors (2)

Approximate Compressor based Multiplier (ACM):



ACM-3: AC1 in LSBs and accurate compressors in MSBs in a Dadda multiplier. ACM-4: AC2 in LSBs and accurate compressors in MSBs in a Dadda multiplier.

A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and Analysis of Approximate Compressors for Multiplication," IEEE Transactions on Computers, vol. 64, no. 4, pp. 984–994, 2015.

Approximate Counters or Compressors (3)

Approximate Multiplier (AM) with Configurable Partial Error Recovery and Truncated AM (TAM):



The approximate multiplier with 4-bit error recovery.

C. Liu, J. Han, and F. Lombardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery," DATE, 2014.



Simulation Results of Approximate Multipliers

- 16 x 16 bit multipliers are simulated for all approximate designs.
- Each multiplier's name is followed by the value of its parameter *k*.
 - k is the number of MSBs used for error reduction in AM1, AM2, TAM1 and TAM2.
 - k is the number of LSBs in the inaccurate part for ETM.
 - *k* is the mode number in AWTM and ACM.
 - It is the vertical broken length for BAM.
- **100,000,000** random input combinations are simulated by MATLAB.



The ER and NMED of approximate multipliers, sorted by NMED.

- ICM has a very low ER of 5.45%, because it uses just one approximate compressor in a 4×4 bit sub-multiplier with an error rate of only 1/256.
- Most of the designs, especially those with truncation, have large ERs (nearly 100%).

Error Characteristics of Approximate Multipliers



The MRED and NMED of approximate multipliers, sorted by MRED.

- ICM, AM2-15 and TAM2-16 have close NMED values, however ICM has the smallest MRED while the MRED of TAM2-16 is the largest.
- Multipliers with truncation (TAM2-16 and BAM-18) tend to have larger MREDs when NMEDs are similar.
- ACM-4, ACM-3 and AWTM-4 achieve very low NMEDs because only LSBs are approximated in them.
- ETM and BAM have relatively large MREDs due to truncation.



Circuit Characteristics of Approximate Multipliers (1)³⁶

- 16 x 16 bit multipliers are implemented in VHDL for all approximate designs.
- Synthesized by Synopsys Design Compiler based 28-nm STM an on with a supply process of **1.0V** voltage at a temperature of 25 °C.



The power and area of approximate multipliers, sorted by power.

• A multiplier with larger area is likely to consume more power.



Circuit Characteristics of Approximate Multipliers (2)³⁷



The delay and power of approximate multipliers, sorted by delay.

- ETM, TAM1/TAM2 and BAM are among the most power efficient designs.
- Truncation is a useful approach to reduce power and area.

- ArrayM is the slowest.
- WallaceM is the most power consuming.
- AM1,TAM1, AM2 and TAM2 have smaller delays even with a 16-bit error reduction.
- **BAM** is significantly **slow** due to its array structure.
- AWTM, UDM, ICM and ACM have larger delays than the other multipliers.
- BAM consumes very low power, the power consumption of AWTM and ACM are in the middle range, while UDM and ICM incur relatively high power consumption.



Considering Both Accuracy and Hardware



The MRED and PDP of approximate multipliers.

- TAM1-13, TAM-16, TAM2-13 and BAM-18 have both small PDPs and MREDs
- ICM and ACM incur an very low error, but their PDPs are very high.
- **BAM-22** has the **smallest PDP** but **largest MRED**.
- ETM-8 has the smallest PDP but significantly large MRED.
- **UDM** shows **poor** performance in both **PDP** and **MRED**.
- ETM has a small PDP and a relatively large MRED.
- Most **BAM** configurations have **small PDPs**, their delays are generally large.



Conclusion on Approximate Multipliers

- □ Truncation on part of the partial products is an effective methodology to save hardware. However, it incurs a large ER but moderate NMED and MRED.
- Approximate multipliers implemented by smaller approximate sub-multipliers may have very low ERs (e.g., UDM and AWTM-3), but their NMEDs and MREDs are usually large because of the large errors that may occur in the more significant part of the multiplier. Moreover, they usually have rather high PDPs.



[1] Jie Han and Michael Orshansky. Approximate Computing: An Emerging Paradigm For Energy-Efficient Design. In ETS, Avignon, France, May 2013.

[2] Shih-Lien Lu. Speeding up processing with approximation circuits. Computer, 37(3):67–73, 2004.

[3] Ajay K Verma, Philip Brisk, and Paolo Ienne. Variable latency speculative addition: A new paradigm for arithmetic circuit design. DATA, pages 1250–1255, 2008.

[4] D. Mohapatra, V.K. Chippa, A Raghunathan, and K. Roy. Design of voltage-scalable metafunctions for approximate computing. In DATE, pages 1–6, March 2011.

[5] Ning Zhu, Wang Ling Goh, and Kiat Seng Yeo. An enhanced low power high-speed adder for errortolerant application. In ISIC, pages 69–72, 2009.

[6] Andrew B Kahng and Seokhyeong Kang. Accuracy-configurable adder for approximate arithmetic designs. In Proceedings of the 49th ACM Annual Design Automation Conference, pages 820–825, 2012.

[7] Kai Du, P. Varman, and K. Mohanram. High performance reliable variable latency carry select addition. In DATE, pages 1257–1262, March 2012.

[8] Yongtae Kim, Yong Zhang, and Peng Li. An energy efficient approximate adder with carry skip for error resilient neuromorphic vlsi systems. In ICCAD, pages 130–137, 2013.

[9] Rong Ye, Ting Wang, Feng Yuan, Rakesh Kumar, and Qiang Xu. On reconfiguration-oriented approximate adder design and its application. In ICCAD, pages 48–54, 2013.

[10] IngChao Lin, YiMing Yang, and ChengChian Lin. High-performance low-power carry speculative addition with varible latency. IEEE Trans. VLSI Syst., in press, 2014.

[11] Li Li and Hai Zhou. On error modeling and analysis of approximate adders. In ICCAD, pages 511–518, 2014.



[12] Junjun Hu and Weikang Qian. A new approximate adder with low relative error and correct sign calculation. In DATE, 2015.

[13] Jin Miao, Ku He, Andreas Gerstlauer, and Michael Orshansky. Modeling and synthesis of qualityenergy optimal approximate adders. In Proceedings of the ACM International Conference on Computer-Aided Design, pages 728–735, 2012.

[14] H R Mahdiani, A Ahmadi, S M Fakhraie, and C Lucas. Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications. IEEE Trans. Circuits and Systems, 57(4):850–862, April 2010.

[15] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy. Low-power digital signal processing using approximate adders. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(1):124–137, Jan 2013.

[16] Zhixi Yang, Ajaypat Jain, Jinghang Liang, Jie Han, and Fabrizio Lombardi. Approximate XOR/XNOR-based adders for inexact computing. In Proceedings of the IEEE International Conference on Nanotechnology, Beijing, China, August 2013.

[17] Honglan Jiang, Jie Han, and Fabrizio Lombardi. A comparative review and evaluation of approximate adders. In Proceedings of ACM Great Lakes Symposium on VLSI, 2015.

[18] Parag Kulkarni, Puneet Gupta, and Milos Ercegovac. Trading accuracy for power with an underdesigned multiplier architecture. In Proceedings of the 24th IEEE International Conference on VLSI Design, pages 346–351, 2011.

[19] Khaing Yin Kyaw, Wang Ling Goh, and Kiat Seng Yeo. Low-power high-speed multiplier for error-tolerant application. In EDSSC, pages 1–4, 2010.



[20] Kartikeya Bhardwaj, Pravin S. Mane, and Jorg Henkel. Power- and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems. In Proceedings of the 15th International Symposium on Quality Electronic Design, pages 263–269. IEEE, March 2014.

[21] Chia-Hao Lin and Ing-Chao Lin. High accuracy approximate multiplier with error correction. In ICCD, pages 33–38. IEEE, October 2013.

[22] Jieming Ma, Ka Lok Man, Nan Zhang, Sheng-Uei Guan, and Taikyeong Ted Jeong. High-speed area-efficient and power-aware multiplier design using approximate compressors along with bottomup tree topology. In ICMV. International Society for Optics and Photonics, 2013.

[23] Amir Momeni, Jie Han, Paolo Montuschi, and Fabrizio Lombardi. Design and Analysis of Approximate Compressors for Multiplication. IEEE Trans. Computers, PP(99):1–1, 2014.

[24] Cong Liu, Jie Han, and Fabrizio Lombardi. A low-power, high-performance approximate multiplier with configurable partial error recovery. In DATE, 2014.

[25] Kyung-Ju Cho, Kwang-Chul Lee, Jin-Gyun Chung, and Keshab K Parhi. Design of low-error fixed-width modified booth multiplier. IEEE Trans. VLSI Syst., 12(5):522–531, 2004.

[26] SONG Min-An, VAN Lan-Da, and KUO Sy-Yen. Adaptive low-error fixed-width booth multipliers. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 90(6):1180–1187, 2007.

[27] Jiun-Ping Wang, Shiann-Rong Kuang, and Shish-Chang Liang. High-accuracy fixed-width modified booth multipliers for lossy applications. IEEE Trans. VLSI Syst., 19(1):52–60, 2011.

[28] Yuan-Ho Chen and Tsin-Yuan Chang. A high-accuracy adaptive conditional-probability estimator for fixed-width booth multipliers. IEEE Trans. Circuits and Systems I: Regular Papers, 59(3):594–603, 2012.



[29] Honglan Jiang, Jie Han, and Fabrizio Lombardi. Approximate radix-8 booth multiplier for low-power operation. To appear in IEEE Trans. Computers.

[30] Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie. New approximate multiplier for low power digital signal processing. In CADS, pages 25–30. IEEE, October 2013.

[31] Jinghang Liang, Jie Han, and F. Lombardi. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Computers, 62(9):1760–1771, 2013.





Thanks for your attention. Questions?